Efficient low complexity error correcting code (ECC) is considered as an effective technique for mitigation of multi-bit upset (MBU) in the configuration memory (CM) of static random access memory (SRAM) based Field Programmable Gate Array (FPGA) devices. Traditional multi-bit ECCs have large overhead and complex decoding circuit to correct adjacent multibit error. In this work, we propose a simple multi-bit ECC which uses Secure Hash Algorithm for error detection and parity based two dimensional Erasure Product Code for error correction. Present error mitigation techniques perform error correction in the CM without considering the criticality or the execution period of the tasks allocated in different portion of CM. In most of the cases, error correction is not done in the right instant, which sometimes either suspends normal system operation or wastes hardware resources for less critical tasks. In this paper, we advocate for a dynamic priority-based hardware scheduling algorithm which chooses the tasks for error correction based on their area, execution period and criticality. The proposed method has been validated in terms of overhead due to redundant bits, error correction time and system reliability.
I. INTRODUCTION
With the increase in usage of SRAM based FPGA for various data intensive processes in different mission critical applications, soft error rate in the CM of FPGA devices increase due to radiated charged particles. Recent literature studies reveal that demand of FPGA devices has increased manifold nowadays compared to Application specific integrated circuit (ASIC) due to their low Non-Recurring Engineering cost, on field programmability, inherent parallelism [1] . Typically FPGA devices can be classified into three broad categories based on the technologies [2] used to store configuration data: Anti-fuse, flash and SRAM based FPGA. Till now anti-fuse based FPGAs are preferred for high radiation application, but one time programmable fuses within it prevent the users to change the configuration file once it is configured. On the other hand single event latch up, total ionizing dose [3] and limitation on the number of reconfiguration, debarred Flash based FPGA for long term missions. Commercially available SRAM based FPGA devices are quite flexible and have huge logic resources which are desirable for high performance computing. As most of the memory bits contain configuration data in SRAM FPGA [4] , there is a high probability that configuration data will be corrupted due to radiation.
Soft errors are temporary malfunctions that occur in solid state devices due to radiation. They are not reproducible [5] and sometimes lead to Single bit upset (SBU) and MBU in different embedded devices like FPGA. One of the common solutions to prevent FPGA devices from the effect of radiation is to use radiation hardened (Radhard) FPGAs like space grade FPGAs, but they are costlier compared to the commercialoff-the-self (COTS) [6] FPGAs and are also few generation behind COTS FPGAs. Hence, for different commercial applications, COTS FPGAs are used with various error mitigation techniques like triple modular redundancy or concurrent error detection [7] but they consume large area, huge power and are not suitable for real time applications. The problem related to extra overhead can be reduced partially by using scrubbing [8] where CM of FPGA devices is refreshed in a periodic interval with the stored configuration data (golden copy) in a separate Radhard memory. Though it reduces the effect of accumulated error and increases life span of FPGA devices, this method has to continuously access external Radhard memory, which increases the cost and introduces delay.
Problem of storing the golden copy can be solved by using different error detection and correction (EDAC) codes like Bose, Chaudhuri, Hocquenghem (BCH) [9] code for error mitigation in configuration data but their decoding complexity and latency are quite high. In general, soft errors are localized in nature i.e it corrupts adjacent multiple bits [10] and hence, complicated EDAC with high redundancies are required to efficiently correct the effect of adjacent erroneous bits. Sometimes concatenated code or product code may be good solutions for mitigation of adjacent MBU (AMBU) as it corrects data along both row and column of storage element in parallel. Since error detection can be done more easily compared to error correction [11] , here we have separated error detection from correction and proposed error detection methodology in the CM using secure hash algorithm (SHA) [12] . Though SHA is used to test the data integrity in cryptography, we have used it to detect the presence of erroneous bits in the configuration data. After error detection, simple parity based erasure product code will be used to correct AMBU in the CM. 
Fig. 1: Error detection and correction flow in the CM of FPGA
During the design of the complex FPGA based system, CM is partitioned into multiple partial reconfiguration regions (PRRs) and different tasks are allocated on each PRR as shown in Figure 1 . Error correction in CM involves read back of data from PRR, error detection and correction on this data and downloading it into CM. In most of the cases criticality (calculated based on the dependency of a task on other tasks) of different tasks allocated to PRR regions are not considered, which may create problem for different real time applications. In order to alleviate this problem, we have proposed dynamic hardware scheduling algorithm for criticality aware soft error mitigation for the task allocated on PRR without suspending normal system operation. In this paper our key contributions are:
• An efficient soft error mitigation method is proposed which separate error detection from error correction. Area optimized SHA-3 for error detection and erasure product code for error correction are proved to be quite efficient compared to other state of art solutions. • A hardware scheduling algorithm is proposed which calculate the priority for the reconfiguration of the tasks based on criticality, area and execution period of the tasks.
The rest of the paper is organized as follows. Section II presents a detailed literature review related to our work, section IIIdescribes the proposed error detection and correction method in details and section IV illustrates hardware scheduling scheduling algorithm. Performance evaluation with result analysis is described in section V followed by concluding remarks in section VI.
II. LITERATURE REVIEW
With the development of fabrication technology, solid state devices are gradually reducing in size, hence node voltage of CMOS transistor also reduces. This increases the probability of occurrence of AMBU in the CM of FPGA devices. In order to reduce error correction complexity, designers always prefer simple EDAC code with high error correcting capability and less redundancy to correct multi-bit error. In general, Xilinx provides soft error mitigation controller using single bit error correcting Hamming code for this purpose but this is not sufficient to correct MBU in the CM. Authors in [13] proposed two dimensional Hamming product code to correct multi-bit error in the CM of SRAM based FPGA though the proposed method is unable to correct the erroneous bits when multiple erroneous bits are present along both rows and columns of the memory element. Hamming code is concatenated with parity code or BCH code in [14] for correction of multiple bits in the memory element.
In order to make the error correction simpler, authors in [10] separated error detection from correction where parity code with interleaving is used to detect erroneous configuration frames, though detection efficiency is varied with the interleaving depth. In this paper, we propose 512 bit SHA-3 [12] function to detect the presence of erroneous bits in the configuration data. SHA function is widely deployed in digital signature schemes, message authentication codes (MACs) and several other information security applications. The most essential properties of a secure cryptographic hash function are being simple in computation and yet highly noninvertibile with strong collision resistance. In cryptography, bit flip in a data stream due to collision is equivalent to bit flip due to radiation in the configuration data. Though hardware architecture of SHA-3 is slightly complex compared to parity based error detection module, its error detection capability is always 100%.
Downloading of partial bit file for a task in the CM sometimes affects the functionalities of other tasks, so proper hardware scheduling is needed along with scrubbing or error correction of configuration data. Authors in [8] proposed a criticality aware scheduling algorithm which scrub different PRR in FPGA, based on criticality of the task allocated to the PRR. The main problem of this method is that criticality of different tasks are fixed and scrubbing sequence of different tasks remain same. If any task is stopped or any new task is initiated, scrubbing sequence will not change i.e they do not support run time adaptation. In order to solve this problem authors proposed dynamically adaptive scrubbing technique in [15] which improves reconfiguration process in FPGA. As there is only one downloading port is available in the Internal Configuration Access Port (ICAP) proper port scheduling is also necessary to download n tasks in m PRR (n≥m) as described by authors in [16] for hard real time reconfiguration system. Authors proposed a method which integrates error detection and correction with dynamic priority based hardware scheduling in [10] but here tasks are periodic in nature and criticality of the tasks are not included. Unlike to the previous case, here our proposed soft error mitigation for aperiodic tasks calculates the priority for reconfiguration of tasks considering its criticality, execution time and area.
III. PROPOSED EDAC METHOD
In the proposed method we have separated error correction from detection. Here error is detected using 512 bit SHA-3 and erasure product code is used for error correction. SHA-3 is a new member of secure hash algorithm family and it's architecture is different from SHA-1 and SHA-2.
A. Error detection using SHA-3
SHA produces fixed length digital signature when a variable length data stream is applied at its input. Change in any single bit in the input data stream will change the digital signature randomly. We have used this property of SHA for error detection in configuration data. The configuration data should remain unchanged after configuration of FPGA devices to ensure fault-free operation. Before downloading the bit file in CM, digital signature for each task is stored in the flash memory. During error detection, configuration data will be read back and configuration data for each task will be passed through SHA-3 module to produce its digital signature. Presence of error will be confirmed in a particular task if there is a mismatch between the stored and the newly computed digital signatures.
The Keccak hash function [12] , designed by G. Bertoni et. al., was announced by the NIST as the new Secure Hash Algorithm-3, in 2015. Generally, the Keccak algorithm is based on sponge construction, where the hash transformation is performed on an internal state that takes input of arbitrary length, and produces an output of the desired length. SHA-3 algorithm consists of two phases: absorbing and squeezing phase as shown in Figure 2 . Each state in the sponge function consists of bitrate (r) and capacity(c). In the absorbing phase, the bit rate of the initialized state is XORed with the first part of the input. The new bitrate, together with the capacity of the initialized state matrix, will form a new state that is used in f-permutation. The resulting state will serve as the new initial state for the next round and the process continues for 24 iteration rounds. Each round is divided into five separate steps, i.e. Theta (θ), Rho (ρ), Pi (π), Chi (χ) and Iota (ι). In the squeezing phase, first r bits of the internal state contains the final output.
In this study, we have chosen to use 512-bits Keccak[1600] due to its guaranteed security margin. Therefore, the respective The proposed modified SHA-3 architecture utilizes the concept of unrolling, pipelining and subpipelining [17] as depicted in Figure 3 . Features of the proposed optimizations are:
• Simplified round constant generator (storing only the nonzero bits) • 2-stages sub-pipelining within transformation round (inserted after the Theta (θ)) • Unrolling factor of 2 • 2-stages pipelining in between adjacent rounds.
Fig. 3: Architecture of optimized SHA-3 Algorithm
It is worth a note that as a result of the subpipelining, the longest delay in the first half of the computation is constituted of 5 XORs. Meanwhile, the second part which includes Pi (π) to Iota (ι) covers the longest delay of 2 XORs, 1 AND and 1 XOR. Users can consult [17] for details of the proposed architecture.
B. Error Correction using Erasure code
This subsection describes the proposed error correction algorithm. Erasure code is an error correcting method which converts m blocks of data into n blocks of data in such a way that it can recover any erased data block from m + n data blocks [10] . Here we have used two dimensional Erasure product code which can recover any number of erroneous bits in any single configuration frame of a task. Erasure product code is basically a parity based coding which can correct any erroneous data bits in a memory element with the help of both vertical and horizontal parity bits. As error correction is performed along both row and column of the memory element in parallel, decoding is very fast and simple. The initial part of decoding and encoding are quite similar as both are involved in the parity calculation. As shown in Figure 4 , the configuration frames are arranged in the form of a two dimensional array, where each row consists of the frames of a task. To compensate for the varying number of frames in different tasks, some dummy frames are added whose each bit contains zero value. In Figure 4 , bits marked with the same color will be XORed to generate horizontal and vertical parity bits. Before downloading the configuration data, the Fig. 4 : Error correction using Ersaure product code hashes for the different tasks are calculated using 512 bit SHA-3 function illustrated in previous subsection and stored in the flash memory. Also, horizontal and vertical parity of the original configuration frames allocated for different tasks will be calculated and stored.
Decoding process starts with reading of the entire data from the CM of FPGA. The pseudocode for the proposed technique is given in algorithm 1. In the proposed algorithm, number of tasks, number of frames in a task, total number of frames, number of column and row in each frame are represented by N , n, U , h and v respectively. 'hash[N][512]' store 512 bit hash for N tasks. The inject error function injects a random error pattern into the CM of FPGA. The horizontal and vertical parity is again calculated after error infusion. If coordinate (j,i) of task z does not match with the original parity bit of the respective horizontal parity frame, the vertical parity frames are checked for the same coordinates, and the frames in which anomaly is recorded, are stored in the choose frame array and passed onto the shc function. A frame in the choose frame array is first corrected by comparing it with the original horizontal parity frame for that task and matched with the stored hash value for that task. If it matches, we successfully obtain the faulty frame in that task, but if it does not, the frame is reverted back to its original position and we try the same method with the other frames in the choose frame array until the faulty frame is corrected.
IV. HARDWARE SCHEDULING ALGORITHM Configuration memory of FPGA devices are partitioned into multiple P RR as shown in Figure 1 and each P RR is assigned an individual task. Task allocated to each P RR is either independent or dependent on other tasks and consists of multiple configuration frames. Lets us assume in our application, available N number of tasks execute aperiodically and out of these errors are detected in L number of tasks. if (busy i ='1') then 6:
end if 8: if (busy i ='0') then 9:
end if 11: if (rising edge(clk)) then 12: if (St i = 0) then
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Ei t ] 23: Find maximum among allF P i ; user defined parameters. Our proposed hardware scheduling algorithm 2 will download the L tasks in the CM without hampering the normal functionalities of other tasks.
The first step of our proposed algorithm is the calculation of criticality of each task. Here the criticality of a task measure dependency of a task on other tasks. Criticality of a task can be defined as the ratio of the number of tasks dependent on that task to the number of tasks present in the system. In order Fig. 5 : Example of task dependency graph to calculate criticality of a task, we take the help of task dependency graph [18] . Figure 5 shows a task dependency graph assuming ten tasks are present in the CM. The task on which more number of other tasks are dependent, is more critical compared to other tasks. As for example, all other tasks depend on task A, so criticality of task A will be 0.9. Similarly criticality of task B, C and D will be 0.3, 0.2 and 0.2 respectively. Criticality of all other tasks will be 0 because no other tasks depend on them. Here we assume that task dependency graph is a directed acyclic graph i.e that is there is no cyclic dependency among the tasks because presence of cyclic dependency on different tasks will complicate criticality calculation. Criticality of only erroneous tasks will be stored in an array ζ because finally they will be used in priority calculation. Steps of the proposed algorithm can be described as follows:
• During downloading of configuration file of a PRR, task allocated to that PRR must be remain idle. • Each task is associated with three signals: busy, partial execution (PE), partial idle (PI). Busy signal will be high during the execution phase of the task and remain low during idle phase. PE and PI count the number of clock cycles after starting of the execution phase and idle phase of a task respectively. A status register St i associated with each task measure the number of clock cycles from the current time to the initiation of next execution phase of the task i.e., St i will be loaded with slack time. At each rising edge of clock, St i will be decremented by 1 and when it will be 0, it will be loaded by Ei+Ii t . • In the next step priority P i will be calculated by subtracting ECi+RTi t from St i . • Final priority (F P i ) will depend on additional parameters alongside P i like execution time, number of configuration frames and criticality of the task. The task which has more number of configuration frames has more chance to be affected by MBU which is reflected in F P i as the ratio of number of configuration frames in a task (η i ) to the total configuration frames (η) in the CM. The erroneous task with longer execution time will give erroneous result for a longer time compared to the faulty task with smaller execution time. Hence, user will first try to correct a faulty task with longer execution time. Similarly, task with higher criticality provides erroneous results to more number of dependent tasks compared to tasks with lower criticality, so it is always advisable that faulty task with higher criticality be corrected as early as possible. Now based on the user input (w a , w b , w c and w d ) F P i will be calculated as described in algorithm 2. Values of user inputs can varied in between 0 and 1. Here P i and F P i will be updated in parallel. • During error correction of a faulty task, F P i will be monitored for the remaining (L − 1) tasks and again the task with highest F P i will be chosen for error correction. • When F P i for multiple tasks will be same, scheduler will download the task whose St i is smaller, i.e., scheduler will follow early deadline fast (EDF) algorithm [8] . V. PERFORMANCE ANALYSIS Proposed error detection and correction methods have been implemented on the Xilinx Kintex7 board using Vivado platform and VHDL for design entry. We have tested our design using behavioral simulations. To validate EDAC capability of the proposed method, we have performed fault injection experiment in the CM of FPGA. The proposed design flow is shown in figure 6 which consists of configuration and run phase. The whole CM is partitioned into two parts: static part which contains EDAC module and dynamic part which contains PRR. During configuration phase, bit file of EDAC module and the tasks will be downloaded into the CM and parity bits and signature for each task will be calculated. During run phase, bit file corresponding to PRR will be read back and passed through error detection module. If error is detected, the task scheduler will calculate the priority of faulty tasks and erasure code will correct faulty tasks. Here error Fig. 6 : Workflow of proposed error correcting model detection using SHA-3 is always 100% but correction using erasure product code is only possible if the erroneous bits are present within a configuration frame of a task. In general, tasks are placed physically in different locations of CM so there is a high probability that single configuration frame of a task will be affected by soft error. Hence, here average error correction probability is almost 100%. If multiple frames of a tasks is affected by radiation system, EDAC block will inform the user that error is present in the task but correction is not possible. Figure 7 compares the redundant bits required for both error detection and correction using our proposed model and scrubbing model proposed in [8] . In scrubbing, all the configuration frames need to be stored but in our case signature for each task and parity bits for all tasks will be stored. This will reduce storage memory requirement drastically as illustrated in figure 7 . Table I investigates the performance of our proposed SHA-3 architecture in terms of the area, throughput and efficiency and compares it with the state of the art solutions. Here throughput is calculated using the equation 1.
where #blocksize refers to the number of processed bits, #clockcycle corresponds to the total clock cycles between successive messages to generate each digest message and #F max is the highest attainable frequency in the implementation.#N msg is the number of messages that can be simultaneously hashed at a given time. Based on these investigations, subpipelining is observed effective in critical path reduction while unrolling with pipelining enables simultaneous processing in SHA-3 hash function. Generally, both of the attributes bring positive effect on the throughput performance. Table II compares error detection capability of the SHA-3 with other error detection methods proposed in [10] , [11] where authors have used parity with interleaving along different dimensions of CM for error detection. Here we have considered ten tasks in CM and each has hundred configuration frames.
With the increase of redundant bits, error detection capability of the methods proposed in [10] , [11] increase, whereas in our case error detection is always 100% with very less number of redundant bits as illustrated in Table II . During scrubbing, all configuration frames need to be downloaded. Though it eliminates the effect of error accumulation, it increases error correction time compared to our proposed model. This is due to the fact that time required for error correction and downloading of only erroneous configuration frames in the faulty tasks is very less compared to downloading of all configuration frames in scrubbing as shown in figure 8 . In our scheduling model, we have proposed dynamic updation [8] of the priority of the tasks whereas authors in [8] keep the criticality of the tasks fixed. We have also considered area and execution time of the tasks, which makes our proposed task scheduling more realistic and reliable.
VI. CONCLUSION In this work we have proposed criticality aware soft error mitigation using SHA-3 and ersure code in the configuration memory of FPGA devices. Dynamic partial reconfiguration along with hardware scheduling algorithm which schedule the reconfiguration of different faulty tasks based on their criticality, area and execution time helps in error mitigation in the configuration memory without suspending normal system operation. Experimental results prove that our proposed models deliver better performance in terms of error correction time and overhead compared to other state of the art solutions.
